

**FIG. 1**




FIG. 2

### Configuration of Microcomputer




FIG. 3




FIG. 4





FIG. 5



**FIG. 6**




FIG. 7A




FIG. 7B






FIG. 8





**FIG. 9**



The diagram illustrates the SCL/SDA protocol between a CPU (100) and a Macro (132) within a Sending Device, and a Receiving Device (200). The CPU can operate in Master Mode (S10, S53) or Slave Mode (S52). The Macro can send/receive data (S132, S232). The SCL/SDA line shows Start Conditions (S11, S54), Address + Read/Write bits (S12, S55), ACK (S56), and NACK (S17) signals. An arbitration loss is detected (S50, S51) when the CPU is in Master Mode. Data (1byte) is transferred (S16) and the FIFO is used (S15A, S15). The diagram also shows the CPU in Slave Mode (S52) and the Macro in Master Mode (S53).




FIG. 11

Third Embodiment




FIG. 12

